This paper presents a new design architecture for advanced logic SRAM cells using six vertical transistors (with carrier transport along the Z direction), stacked one on top of each other. Virtual ...
Results that may be inaccessible to you are currently showing.
Hide inaccessible results
Feedback